Abstract -In this letter, we introduce and demonstrate the concept of slanted tri-gates to enhance the breakdown voltage (V BR ) in lateral GaN power devices. Conventionally, field plates (FPs) are used to enhance the V BR by distributing more homogeneously the electric field near the gate electrode, which is mainly determined by their pinch-off voltage (V p ). These FPs however rely on a vertical approach, in which V p is usually designed via the thickness of the FP oxide. On the other hand, the slanted tri-gate relies on a lateral design to tailor its V p , by simply changing the width (w ) of their nanowires lithographically. Here, we demonstrate this concept for AlGaN/GaN-on-silicon MOSHEMTs resulting in an increase of ∼500 V in V BR compared with the counterpart planar devices. These devices presented a high V BR of 1350 V with a small gate-to-drain separation (L GD ) of 10 µm, along with a record high-power figure-of-merit of 1.2 GW/cm 2 among GaN-on-silicon lateral transistors.
I. INTRODUCTION
L ATERAL GaN devices are very promising for future power applications, offering large critical breakdown field, high saturation electron velocity and high-mobility 2-dimensional electron gas (2DEG). A current major challenge is the limited voltage-blocking performance in these devices, which is still far from the GaN materials capabilities. An important reason for such early breakdown is the inhomogeneous distribution of the electric field. When a high voltage is blocked in OFF state, the electric field is concentrated at the edge of the gate electrode, leading to the early breakdown of the device [1] - [5] . To spread more homogeneously the electric field, various designs of FPs have been developed [4] - [6] , among which slant FPs have been proven more effective [7] - [14] . Such slant FPs are achieved by a precise control over the thickness and angle of the sloped oxide in the vertical direction, which is however extremely challenging and difficult to control, and limits the design flexibility of the FPs. More importantly, a large L GD is still needed for high-voltage blocking, which degrades significantly the ON-resistance (R ON ) of the device [15] . In this work, we present a novel concept of slanted trigate architecture which, similarly to vertical slant FPs, spreads more effectively the electric field and improves greatly the V BR of lateral power devices. Different from vertical slant FPs, slanted tri-gates can be easily and accurately engineered with a lateral approach, by varying lithographically the width of the tri-gate nanowires. We demonstrate this concept in GaN MOSHEMTs on silicon substrates, as shown in Fig. 1 . Compared with counterpart planar transistors, the V BR was enhanced by nearly 500 V using the slanted tri-gate, reaching the buffer limit of ∼1350 V at 1 μA/mm with a L GD as small as 10 μm, and rendering a state-of-the-art FOM up to 1.2 GW/cm 2 .
II. PRINCIPLE AND METHODOLOGY
To explain our concept, let us first present the general working principle of FPs. The most important design variable for FPs is their pinch-off voltage (V p ), which effectively controls the distribution of the potential (Φ) and the electric field (E) in a lateral device. Figure 2 shows a simplified model on the effect of the V p in spreading the electric field within different FP designs [1] - [3] . For devices without the FP (Fig. 2(a) ), Φ in the channel increases sharply to the value of the drain voltage (V D ) at the edge of the gate, where the E peaks. There is nearly no voltage drop between the gate and the drain due to the high-conductivity 2DEG channel, thus E ∼ 0. When E reaches the critical breakdown field (E C ), the devices 0741-3106 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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break and the V BR is determined from the integral of the E(x).
A FP operates as a transistor in series with the gate (Fig. 2 (b)), with a more negative V p due to the thicker oxide in the FP region. When the FP pinches off the channel underneath, the Φ at A' is fixed at a certain value (about |V p | in a simplified model according to Refs. [1] and [2] ). This creates a two-step distribution of Φ, thus the total E is shared between two peaks at the edges of both the gate and the FP. The device breaks when either of the two peaks reaches E C , which results in a larger voltage as compared to the device without the FP due to the larger integral of E(x) spread in two peaks. Since a single FP is insufficient to block large voltages, multiple FPs are usually adopted to distribute better the field. As shown in Fig. 2(c) , multiple FPs introduce more equivalent transistors with different V p , creating more steps in Φ and hence more distributed peaks in E. The ultimate outcome of increasing the number of FPs is a slant FP ( Fig. 2(d) ), which functions as many incrementally-stepped FPs, offering a continuous gradient of V p towards the drain. This distributes Φ across the FP as a function of x, spreads continuously the E along the entire FP region and thus improves the V BR . Therefore, the gradient of the V p is crucial to spread the field and enhance the V BR . Conventionally such gradient is obtained by a sloped etching of the oxide in a slant FP, which is however complex and difficult to design and control, restricting the realization of optimized FP designs. In this work we propose to achieve this gradient of V p using a tri-gate structure in which V p can be easily tailored in a simple fabrication process by varying the width of the nanowire (w) composing the trigate, without the laborious engineering of the thickness of the oxide. As shown in Fig. 3(a) and (b) , the V p increases smoothly with narrowing nanowires. This is mainly due to the partial relaxation of the AlGaN/GaN nanowires as well as additional electrostatic control from the sidewall gates (for the range of w investigated in this work) [16] , [17] . The smooth dependence of V p on w offers a much more controllable way to obtain the gradient of the V p with the tri-gate architecture. As shown in Fig. 3(c) , a single tri-gate, as we demonstrated recently in Refs. [16] , [18] , can easily evolve into multiple tri-gates, and ultimately into a slanted tri-gate, by simply tuning the w via lithography.
III. DEVICE FABRICATION To demonstrate this concept, we fabricated slanted tri-gate AlGaN/GaN MOSHEMTs on silicon (Fig. 1) , in which the AlGaN/GaN nanowires were defined with a slanted width and etched with a depth of ∼160 nm. The w of the slanted nanowire varied from 350 nm at its source side to 700 nm at its drain side ( Fig. 1(b) ). 20 nm of Al 2 O 3 was deposited by atomic layer deposition as gate dielectric, followed by gate metallization. As shown in Fig. 1(c) , the oxide and the gate metal in the slanted tri-gate region wrap around the slanted nanowires. The source-side and drain-side planar portions of the gate metal were 0.5 μm-and 1.5 μm-long, respectively. We also fabricated MOSHEMTs with conventional planar gates and tri-gates on the same chip for comparison. They shared the same design and dimensions as the slanted trigate device, except for the nanowires. The planar device had no nanowires, while the tri-gate device had nanowires with a constant w of 600 nm, instead of slanted. The drain-side planar portion of the gate metal in the tri-gate device was 1.3 μm-long, which is slightly smaller than in the slanted trigate device but does not cause any significant changes in the V BR according to our observation.
All device characteristics in this work, such as drain current (I D ), transconductance (g m ) and OFF-state leakage current (I OFF ), were normalized by the width of the device footprint (60 μm). To investigate the isolated effect of slanted tri-gate in enhancing the V BR , we did not adopt conventional FPs or passivation in these devices.
IV. RESULTS AND DISCUSSION
To understand the enhancement in V BR by the slanted tri-gate, we compare the breakdown characteristics of the planar, tri-gate and slanted tri-gate devices in Fig. 4(a) . An improvement in V BR from 877 to 1100 V at 1 μA/mm was observed with the introduction of the tri-gate region in a portion of the gate (as shown in the insets of Fig. 4(a) ), which creates a region of a smaller |V p | within the gate and converts the planar part of the gate towards the drain side into an effective FP, spreading more effectively the electric field as discussed previously (Fig. 2(b) ). The V BR was further improved with the slanted tri-gate to 1350 V at 1 μA/mm. Figure 4(b) shows the large improvement in V BR reaching the limit of our buffer layers with a L GD as small as 10 μm due to the more effective spreading of the electric field by the slanted tri-gate. More importantly, the significant enhancement observed from the planar to the tri-gate and slanted tri-gate transistors was achieved by simply patterning the tri-gate and slanted tri-gate regions during the mesa etching to engineer their pinch-off voltage. The remainder of the device structure and fabrication process is exactly the same of the planar device. The larger I OFF of the slanted tri-gate device at small voltages is likely due to its much smaller effective gate length, since the three devices have the same buffer leakage current as they were fabricated on the same chip, and exhibited small gate leakage currents ≤ 2 nA/mm at 750 V (the inset of Fig. 4(b) ). The I OFF of the slanted tri-gate devices at high voltages was similar to the other devices, which shows that the larger I OFF at low biases does not degrade the value of the slanted tri-gate in enhancing the V BR of the device.
In addition to the high V BR , the slanted tri-gate device also exhibited excellent ON-state performance (Fig.5) , presenting a high ON/OFF-current ratio over 10 9 and a maximum g m of 72.4 ± 2.4 mS/mm (at V D of 5 V), higher than in the planar device (66.1±2 mS/mm). The R ON was 9.4±0.5 ·mm, very close to that of the planar device (9.1 ± 0.2 · mm) despite the removal of carriers in its gate region during the nanowire etching.
The slanted tri-gate devices were benchmarked against stateof-the-art GaN (MOS)HEMTs on silicon substrates (Fig. 6) . The high V BR of 1350 V at 1 μA/mm presented in this work is comparable to the best-reported value of V BR (1460 V) [15] but with a 14-μm-smaller L GD, resulting in a 3.6x-smaller R ON,SP . The high-power FOM of the slanted tri-gate transistors was up to 1.2 GW/cm 2 , which is a record value to the best of our knowledge and reveals the significant potential of the slanted tri-gate for the enhancement of V BR in GaN power devices while maintaining small L GD and R ON .
V. CONCLUSION In this work we demonstrated a novel slanted tri-gate architecture to enhance the voltage-blocking performance in lateral GaN devices, whose V p can be tailored laterally by varying w with lithography. This provides a new degree of freedom for engineering the distribution of electric field and opens enormous opportunities for nanostructured GaN devices in future power/RF applications.
